

1.2 A Slew Rate Controlled Load Switch in PPAK SC75-6

DESCRIPTION

The SiP4282A is a P-Channel MOSFET power switch IC designed for high-side load switching applications. The output switching transistor is a P-Channel MOSFET device that has a 140 mΩ $R_{DS(ON)}$ typically to increase load switching power handling capacity. The SiP4282A is available in two different versions with turn-on and turn-off characteristics ranging from very fast to slew rate limited. In addition to a fast turn-off time of 4 μs, the SiP4282A-3 version offers a shutdown load discharge circuit to instantaneously turn off a load circuit when the switch is disabled.

The SiP4282A load switch operates with an input voltage ranging from 1.5 V to 5.5 V, making it ideal for both 3 V and 5 V systems. The SiP4282A also features an under-voltage lock out which turns the switch off when an input undervoltage condition exists. Input logic levels are TTL and 2.5 V to 5 V CMOS compatible. This device has a very low operating current (typically 25 nA), making it ideal for battery-powered applications. In shutdown mode, the supply current de-creases to less than 1 μA.

The SiP4282A is available in a lead (Pb)-free 6 pin PPAK SC75-6 package and is specified over - 40 °C to 85 °C temperature range.

FEATURES

- 1.5 V to 5.5 V Input Voltage range
- Very Low $R_{DS(ON)}$, typically 140 mΩ at 5 V and 175 mΩ at 3 V
- Slew rate limited turn-on time options
 - SiP4282A-1: 1 ms
 - SiP4282A-3: 100 μs
- Fast shutdown load discharge option
- Low quiescent current, typically 25 nA
- Low Shutdown Current < 1 μA
- TTL/CMOS input logic level
- SC-75 Package




RoHS
COMPLIANT

APPLICATIONS

- Cellular telephones
- Digital still cameras
- Personal digital assistants (PDA)
- Hot swap supplies
- Notebook computers
- Personal communication devices
- USB

TYPICAL APPLICATION CIRCUIT



SiP4282A Typical Application Circuit

ABSOLUTE MAXIMUM RATINGS			
Parameter		Limit	Unit
Supply Input Voltage (V_{IN})		- 0.3 to 6	V
Enable Input Voltage (V_{ON})		- 0.3 to 6	
Output Voltage (V_{OUT})		- 0.3 to $V_{IN} + 0.3$	
Maximum Continuous Switch Current (I_{MAX})		1.4	A
Maximum Pulsed Current (I_{DM}) V_{IN}	$V_{IN} \geq 2.5$ V	3	
	$V_{IN} < 2.5$ V	1.6	
ESD Rating (HBM)		4000	V
Junction Temperature (T_J)		- 40 to 150	°C
Thermal Resistance (θ_{JA}) ^a	6 pin PPAK SC75	90	°C/W
Power Dissipation (P_D) ^b	6 pin PPAK SC75	610	mW

Notes:

- a. Device mounted with all leads and power pad soldered or welded to PC board.
b. Derate 11.1 mW/°C above $T_A = 70$ °C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE			
Parameter		Limit	Unit
Input Voltage Range (V_{IN})		1.5 to 5.5	V
Continuous Switch Current		0 to 1.2	A
Operating Temperature Range		- 40 to 85	°C

SPECIFICATIONS						
Parameter	Symbol	Test Conditions Unless Specified $V_{IN} = 5.0$, $T_A = -40$ °C to 85 °C (Typical values are at $T_A = 25$ °C)	Limits - 40 to 85 °C			Unit
			Min ^a	Typ ^b	Max ^a	
SiP4282A All Versions						
Operating Voltage ^c	V_{IN}		1.5	-	5.5	V
Quiescent Current	I_Q	ON/OFF = active	-	0.025	1	μA
Off Supply Current	$I_{Q(OFF)}$	ON/OFF = inactive, OUT = open	-	-	1	
Off Switch Current	$I_{SD(OFF)}$	ON/OFF = inactive, $V_{OUT} = 0$	-	-	1	
On-Resistance	$R_{DS(on)}$	$V_{IN} = 5$ V, $T_A = 25$ °C	-	140	230	mΩ
		$V_{IN} = 4.2$ V, $T_A = 25$ °C	-	150	250	
		$V_{IN} = 3$ V, $T_A = 25$ °C	-	175	290	
		$V_{IN} = 1.8$ V, $T_A = 25$ °C	-	300	480	
		$V_{IN} = 1.5$ V, $T_A = 25$ °C	-	350	520	
On-Resistance Temp-Coefficient	TC_{RDS}		-	2800	-	ppm/°C
ON/OFF Input Low Voltage	V_{IL}	$V_{IN} = 1.8$ V to 5.5 V ^d	-	-	0.4	V
ON/OFF Input High Voltage	V_{IH}	$V_{IN} = 1.5$ V to 2.7 V ^d	1.4	-	-	
		$V_{IN} = 2.7$ V to ≤ 4.2 V	2	-	-	
ON/OFF Input Leakage	I_{SINK}	$V_{ON/OFF} = 5.5$ V	-	-	1	μA




SPECIFICATIONS						
Parameter	Symbol	Test Conditions Unless Specified $V_{IN} = 5.0$, $T_A = -40$ °C to 85 °C (Typical values are at $T_A = 25$ °C)	Limits - 40 to 85 °C			Unit
			Min ^a	Typ ^b	Max ^a	
SiP4282A-1 Version						
Output Turn-On Delay Time	$T_{D(ON)}$	$V_{IN} = 5$ V, $R_{LOAD} = 10$ Ω , $T_A = 25$ °C	-	20	40	μ s
Output Turn-On Rise Time	$T_{(ON)}$	$V_{IN} = 5$ V, $R_{LOAD} = 10$ Ω , $T_A = 25$ °C	-	1000	1500	
Output Turn-Off Delay Time	$T_{D(OFF)}$	$V_{IN} = 5$ V, $R_{LOAD} = 10$ Ω , $T_A = 25$ °C	-	4	10	
SiP4282A-3 Version						
Output Turn-On Delay Time	$T_{D(ON)}$	$V_{IN} = 5$ V, $R_{LOAD} = 10$ Ω , $T_A = 25$ °C	-	20	40	μ s
Output Turn-On Rise Time	$T_{(ON)}$	$V_{IN} = 5$ V, $R_{LOAD} = 10$ Ω , $T_A = 25$ °C	-	100	150	
Output Turn-Off Delay Time	$T_{D(OFF)}$	$V_{IN} = 5$ V, $R_{LOAD} = 10$ Ω , $T_A = 25$ °C	-	4	10	
Output Pull-Down Resistance	R_{PD}	ON/OFF = Inactive, $T_A = 25$ °C	-	150	250	W

Notes:

- a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- c. Part requires minimum start-up of $V_{IN} \geq 2.0$ V to ensure operation down to 1.8 V.
- d. For V_{IN} outside this range consult typical ON/OFF threshold curve.

PIN CONFIGURATION



Bottom View
PPAK SC75-6 Package

PIN DESCRIPTION		
Pin Number PPAK SC75-6	Name	Function
1, 2	V_{IN}	This pin is the P-Channel MOSFET source connection. Bypass to ground through a 1 μ F capacitor
3	GND	Ground Connection
4	ON/OFF	Enable Input
5, 6	OUT	This pin is the P-Channel MOSFET drain connection. Bypass to ground through a 0.1 μ F capacitor


SELECTION GUIDE			
Part Number	Slew Rate (typ)	Active Pull Down	Enable
SiP4282A-1-T1-E3	1 ms	No	Active high
SiP4282A-3-T1-E3	100 μ s	Yes	Active high

ORDERING INFORMATION			
Part Number	Marking	Temperature Range	Package
SiP4282ADVP-1-E3	LAXXX	- 40 °C to 85 °C	PPAK SC75-6
SiP4282ADVP-3-E3	LCXXX		PPAK SC75-6


Notes:
XXX = Lot Code




TYPICAL CHARACTERISTICS internally regulated, 25 °C, unless otherwise noted




Quiescent Current vs. Input Voltage




Quiescent Current vs. Temperature




R_{DS(ON)} vs. Temperature



R_{DS(ON)} vs. Input Voltage




Off Switch Current vs. Temperature




ON/OFF Threshold vs. Input Voltage


TYPICAL WAVEFORMS




SiP4282A-1 Turn-On ($V_{IN} = 3\text{ V}$, $R_{LOAD} = 6\ \Omega$)



SiP4282A-1 Turn-Off ($V_{IN} = 3\text{ V}$, $R_{LOAD} = 6\ \Omega$)



SiP4282A-1 Turn-On ($V_{IN} = 5\text{ V}$, $R_{LOAD} = 10\ \Omega$)




SiP4282A-1 Turn-Off ($V_{IN} = 5\text{ V}$, $R_{LOAD} = 10\ \Omega$)

SiP4282A


Vishay Siliconix




TYPICAL WAVEFORMS




SiP4282A-3 Turn-On ($V_{IN} = 3\text{ V}$, $R_{LOAD} = 6\ \Omega$)



SiP4282A-3 Turn-Off ($V_{IN} = 3\text{ V}$, $R_{LOAD} = 6\ \Omega$)




SiP4282A-3 Turn-On ($V_{IN} = 5\text{ V}$, $R_{LOAD} = 10\ \Omega$)



SiP4282A-3 Turn-Off ($V_{IN} = 5\text{ V}$, $R_{LOAD} = 10\ \Omega$)

BLOCK DIAGRAM



SiP4282A Functional Block Diagram

DETAILED DESCRIPTION

The SiP4282A is a P-Channel MOSFET power switches designed for high-side slew rate controlled load-switching applications. Once turned on, the slew-rate control circuitry is activated and current is ramped in a linear fashion until it reaches the level required for the output load condition. This is accomplished by first elevating the gate voltage of the MOSFET up to its threshold voltage and then by linearly increasing the gate voltage until the MOSFET becomes fully enhanced. At this point, the gate voltage is then quickly increased to the full input voltage to reduce $R_{DS(ON)}$ of the MOSFET switch and minimize any associated power losses.

The SiP4282A-1 version has a modest 1 ms turn on slew rate feature, which significantly reduces in-rush current at turned on time and permits the load switch to be implemented with a small input capacitor, or no input capacitor at all, saving cost and space. In addition to a 100 μ s minimized slew rate, the SiP4282A-3 features a shutdown output discharge circuit which is activated at shutdown (when the part is disabled through the ON/OFF pin) and discharges the output pin through a small internal resistor hence, turning off the load. In instances where the input voltage falls below 1.4 V (typically) the under voltage lock-out circuitry protects the MOSFET switch from entering the saturation region or operation by shutting down the chip.

APPLICATION INFORMATION

Input Capacitor

While a bypass capacitor on the input is not required, a 1 μ F or larger capacitor for C_{IN} is recommended in almost all applications. The Bypass capacitor should be placed as physically close as possible to the SiP4282A to be effective in minimizing transients on the input. Ceramic capacitors are recommended over tantalum because of their ability to withstand input current surges from low impedance sources such as batteries in portable devices.

Output Capacitor

A 0.1 μ F capacitor or larger across V_{OUT} and GND is recommended to insure proper slew operation. C_{OUT} may be increased without limit to accommodate any load transient condition with only minimal affect on the SiP4282A turn on slew rate time. There are no ESR or capacitor type requirement.

Enable

The ON/OFF pin is compatible with both TTL and CMOS logic voltage levels.

Protection Against Reverse Voltage Condition

The P-Channel MOSFET pass transistor has an intrinsic diode that is reversed biased when the input voltage is greater than the output voltage. Should V_{OUT} exceed V_{IN} , this intrinsic diode will become forward biased and allow excessive current to flow into the IC thru the V_{OUT} pin and potentially damage the IC device. Therefore extreme care should be taken to prevent V_{OUT} from exceeding V_{IN} .

In conditions where V_{OUT} exceeds V_{IN} a Schottky diode in parallel with the internal intrinsic diode is recommended to protect the SiP4282A.

Thermal Considerations

The SiP4282A is designed to maintain a constant output load current. Due to physical limitations of the layout and assembly of the device the maximum switch current is 1.2 A, as stated in the ABS MAX table. However, another limiting characteristic for the safe operating load current is the thermal power dissipation of the package. To obtain the highest power dissipation (and a thermal resistance of 90 °C/W) the power pad of the device should be connected to a heat sink on the printed circuit board.

The maximum power dissipation in any application is dependant on the maximum junction temperature, $T_{J(MAX)}$ = 125 °C, the junction-to-ambient thermal resistance for the SC-75 PPAK package, θ_{J-A} = 90 °C/W, and the ambient temperature, T_A , which may be formulaically expressed as:

$$P_{(max)} = \frac{T_J(max) - T_A}{\theta_{J-A}} = \frac{125 - T_A}{90}$$

It then follows that, assuming an ambient temperature of 70 °C, the maximum power dissipation will be limited to about 610 mW.

So long as the load current is below the 1.2 A limit, the maximum continuous switch current becomes a function two things: the package power dissipation and the $R_{DS(ON)}$ at the ambient temperature.

As an example let us calculate the worst case maximum load current at $T_A = 70$ °C. The worst case $R_{DS(ON)}$ at 25 °C occurs at an input voltage of 1.8 V and is equal to 480 mΩ. The $R_{DS(ON)}$ at 70 °C can be extrapolated from this data using the following formula

$$R_{DS(ON)}(at\ 70\ ^\circ C) = R_{DS(ON)}(at\ 25\ ^\circ C) \times (1 + T_C \times \Delta T)$$

Where T_C is 3300 ppm/°C. Continuing with the calculation we have

$$R_{DS(ON)}(at\ 70\ ^\circ C) = 480\ m\Omega \times (1 + 0.0033 \times (70\ ^\circ C - 25\ ^\circ C)) = 551\ m\Omega$$

The maximum current limit is then determined by

$$I_{LOAD(max)} < \sqrt{\frac{P_{(max)}}{R_{DS(ON)}}}$$

which in case is 1.05 A. Under the stated input voltage condition, if the 1.05 A current limit is exceeded the internal die temperature will rise and eventually, possibly damage the device.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.


The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.





ENVIRONMENTAL AND PACKAGE TESTING DATA FOR PPAK TSC75-6L (POWER IC)					
Stress	Sample Size	Device Hr./Cyc	Condition	Total Fails	Fail Percentage
HAST	55	5,500	130 °C, 85 % RH	0	0.00
Pressure Pot	55	5,280	121°, 15 PSIG	0	0.00
Solder DUNK	110	330	260 °C, 10 SEC	0	0.00
Temp Cycle	55	13,750	- 65 °C - 150 °C	0	0.00

PowerPAK® SC75-6L (Power IC only)



DIM	MILLIMETERS			INCHES		
	Min	Nom	Max	Min	Nom	Max
A	0.70	0.75	0.80	0.028	0.030	0.032
A1	0	-	0.05	0	-	0.002
b	0.20	0.25	0.30	0.008	0.010	0.012
C	0.15	0.20	0.25	0.006	0.008	0.010
D	1.55	1.60	1.65	0.0061	0.063	0.065
D1	0.95	1.00	1.05	0.037	0.039	0.041
E	1.55	1.60	1.65	0.061	0.063	0.065
E1	0.55	0.60	0.65	0.022	0.024	0.026
e	0.50 BSC			0.020 BSC		
e1	1.00 BSC			0.039 BSC		
K	0.15	-	-	0.006	-	-
K2	0.20	-	-	0.008		
L	0.20	0.25	0.30	0.008	0.010	0.012
ECN: S-60845-Rev. B, 22-May-06						
DWG: 5953						

LOK REEL



Notes:


1. Material: antistatic plastic (high impact polystyrene)
2. Shelf Life: 2 years
3. Color: Any color is acceptable

VER	APPLICATION	A	W	TAPE WIDTH	H	T
- 1	SOIC-14/16 TO-251 (Short Lead) TO-252/TO-252 (Reverse Lead) PLCC-20 TSSOP-8/14/16/20/28 SSOP-24 SOIC-16 (W) PowerPAK MLF 9 x 9 PowerPAK MLP 6 x 6 MLF 8 x 8	330 ± 2	16.4 ^{-2.0} ₋₀	16	100 ± 1	2.5 ± 0.5
- 2	SOIC-8 (N), SOIC-8 (N) epad MSOP-8/10 PowerPAK [®] SO-8 PowerPAK 1212 MICRO FOOT [®] MLP33-5, MLP33-8, MLP33-10 QFN (4x4)/(3x3)/DFN-10 (3x3)/ MLP44-16 MLP65-18/20L PolarPAK [®] MLP55-28L MLP55-32L	330 ± 2	12.4 ^{+2.0} ₋₀	12	100 ± 2	2.5 ± 0.5
- 3	SOT-23/143 TSOP-5/6/SC70JW-8L 1206-8 ChipFET [®] SC70/SC75A/SC89 MICRO FOOT SC-89 (SOT-666) SOT23-5, 6 PowerPAK SC70 PowerPAK SC75 MiniQFN PowerPAK MLP22-5 PowerPAK ChipFET PowerPAK SC75-6L (PIC) PowerPAK TSC75-6L (PIC)	178 ± 2	8.4 ^{+1.5} ₋₀	8.4	62 ± 2 or 55 ± 2 or 79 ± 1	2 ± 1
- 4	SOT-23/143 SC70 MICRO FOOT TSOP-6, 1206-8 ChipFET PowerPAK SC70, PowerPAK SC75	330 ± 2	8.4 ^{+1.5} ₋₀	8.4	100 ± 1	2.5 ± 0.5
- 5	SOIC-20(W)/24(W) D ² PAK SSOP-28 QSOP-36 PowerPAK MLF 10 x 10	330 ± 2	24.4 ^{+2.0} ₋₀	24	100 ± 1	2.5 ± 0.5
- 6	TO-220 (for Kimball, V30114-T1)	330 ± 2	32 ^{+2.0} ₋₀	32	100 ± 1	2.5 ± 0.5
- 7	MICRO FOOT PowerPAK 2 x 5	178 ± 2	12.4 ^{+2.0} ₋₀	12	55 ± 2	1.6 ± 0.25


Notes: 93-5211-7, see page 2 for drawing detail.

ECN: T09-0072-Rev. AZ, 16-Mar-09
DWG: 93-5211-X

LOK REEL (DRAWING DETAIL)



PowerPAK® SC75-6L (Power IC only)



SECTION A - A

$A_0 = 1.90$
 $B_0 = 1.90$
 $K_0 = 1.00$

NOTES:

1. 10 sprocket hole pitch cumulative tolerance ± 0.2 mm
2. Camber in compliance with EIA 481
3. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole

ECN T-06273-Rev. A, 12-Jun-06
DWG: 93-5250-X